Recently we introduced a class of number representations denoted RN-representations, allowing an un-biased rounding-to-nearest to take place by a simple truncation. In this paper we briefly review the binary fixed-point representation in an encoding which is essentially an ordinary 2's complement representation with an appended round-bit. Not only is this rounding a constant time operation, so is also sign inversion, both of which are at best log-time operations on ordinary 2's complement representations. Addition, multiplication and division is defined in such a way that rounding information can be carried along in a meaningful way, at minimal cost. Based on the fixed-point encoding we here define a floating point representation, and describe to some detail a possible implementation of a floating point arithmetic unit employing this representation, including also the directed roundings.
Introduction
In [KM05] a class of number representations denoted RN-Codings were introduced, "RN" standing for "round-to-nearest", as these radix-β, signed-digit representations have the property that truncation yields rounding to the nearest representable value. They are based on a generalization of the observation that certain radix representations are known to posses this property, e.g., the balanced ternary (β = 3) system over the digit set {−1, 0, 1}. Another such representation is obtained by performing the original Booth-recoding [Boo51] on a 2's complement number into the digit set {−1, 0, 1}, where it is well-known that the non-zero digits of the recoded number alternate in sign. Besides the simplicity of rounding by truncation, it has the feature that the effect of one rounding followed by another rounding yields the same result, as would be obtained by a single rounding to the same precision as the last. It is a known problem when using any "extended precision" of the IEEE-754 standard [IEE08] , performing computations in "extended-80" format representation (e.g., the Intel extended double precision) storing the result in the binary "basic-64" format.
When we are not concerned with the actual encoding of a value, we shall here use the notation RN-representation. This representation was further discussed in [KMP11] , where a special encoding of the Booth-recoded binary representation was introduced. This encoding, termed the canonical encoding, is based on the ordinary 2's complement representation, but with an appended roundbit, allowing round-to-nearest by truncation. Arithmetic on operands in this canonical encoding is essentially standard 2's complement arithmetic, but with the added benefit that negation is a constant time operation, obtained by bit inversion.
To be able to discuss a possible implementation of a floating point arithmetic unit it is necessary to repeat some material on the fixed point representation from previous publications. We shall in Section 2 (adapted from [KM05] ) cite some definitions, however here restricted to the binary representation. Section 3 citing some material from [KMP11] but also expanding it, analyzes the relation between RN-representations and 2's complement representations. Conversion from the latter into the former is performed by the Booth algorithm, yielding a signed-digit representation in a straightforward encoding. It is then realized that n + 1 bits are sufficient, providing a simple encoding consisting of the n bits of the 2's complement encoding with a round-bit appended, yielding the canonical encoding. To be able to define arithmetic operations directly on the canonically encoded numbers it turns out to be useful to interpret them as intervals, reflecting the sign of what has possibly been rounded away by truncation.
Section 4 then presents implementations of addition, multiplication and division on fixed-point, canonically encoded RN-represented numbers, to some extent repeating material from [KMP11] , but also expanding the descriptions on multiplication and division. It is noticed that these implementations are essentially identical to standard 2's complement arithmetic. After introducing a floating point representation and encodings similar to the IEEE-754 formats, Section 5 shows that multiplication and division on such floating point operands can be defined in a straightforward way based on the fixed-point algorithms. Addition and subtraction is discussed in some detail, split in the traditional "near" and "far" cases. Directed roundings are are shown realizable based on a "sticky-bit", but without the need for a rounding incrementation. Section 6 finally concludes the paper.
Binary RN-representations
For an introduction to the general class of RN-representations for odd and even radix we refer the reader to [KM05] . Here we are concentrating on the case of radix 2 over the digit-set {−1, 0, 1}, with the restriction that the signs of non-zero digits alternate.
Definition 1 (Binary RN-representation)
2. for any j ≤ n,
that is, if the digit sequence is truncated to the right at any position j, the remaining sequence is always the number (or one of the two members in case of a tie) of the form
Hence, truncating the RN-representation of a number at any position is equivalent to rounding it to the nearest. Although it is possible to deal with infinite representations, we shall restrict our discussions to finite representations, and find for such RN-representations some observations: 
with some numbers having two finite representations, where one has its least significant nonzero digit equal to 1, the other one has its least significant nonzero digit equal to −1.
A number whose finite representation has its last nonzero digit equal to 1 has an alternative representation ending with −1. Just assume the last two digits e.g. are d1: since the representation is an RN-representation, if we replace these two digits by (d + 1)(−1) we still have a valid RNrepresentation. This has an interesting consequence: truncating a number which is a tie will round either way, depending on which of the two possible representations the number happens to have. Note that when a rounding has taken place, the sign of a non-zero part rounded away will have the opposite sign of the last non-zero digit, thus the representation carries information about what was rounded away, thus effectively halving the error bound on the result. We shall see below that this information may be utilized in subsequent calculations. This rounding rule is thus different from the "round-to-nearest-even" rule required by the IEEE floating point standard [IEE08] . Both roundings provide a "round-to-nearest" in the case of a tie, but employ different rules when choosing which way to round in this situation. But note that the direction of rounding in general depends on how the value to be rounded was derived, as the representation of the value in the tie situation is determined by the sequence of operations leading to the value. However, when employing the canonical encoding based on a 2's complement encoding, and the implementation of the basic arithmetic operations later, then the rounding in the tie-situations is deterministic.
Encoding Binary RN-represented Numbers
Here we briefly cite for completeness from [KMP11] 
is an RN-representation of x with δ i ∈ {−1, 0, 1}. That it represents the same value follows trivially by observing that the converted string represents the value 2x − x. The alternation of the signs of non-zero digits is easily seen by considering how strings of the form 011 · · · 10 and 100 · · · 01 are converted. Hence the digits of the 2's complement representation directly provides an encoding of the converted digits as a tuple:
where the value of the digit is the difference between the first and the second component.
Example: Let x = 110100110010 be a sign-extended 2's complement number and write the digits of 2x above the digits of x: where it is seen that in any column the two upper-most bits provide the encoding defined above of the signed-digit below in the column. Since the digit in position m+1 will always be 0, there is no need to include the most significant position otherwise found in the two top rows.
If x is non-zero and b k is the least significant non-zero bit of the 2's complement representation of x, then δ k = −1, confirmed in the example, hence the last non-zero digit is always −1 and thus unique. However, if an RN-represented number is truncated for rounding somewhere, the resulting representation may have its last non-zero digit of value 1.
As mentioned in Theorem 2 there are exactly two finite binary RN-representations of any nonzero binary number of the form a2 k for integral a and k, hence requiring a specific sign of the last non-zero digit would make the representation unique. On the other hand without this requirement, rounding by truncation of the 2's complement encoding also makes the rounding deterministic and furthermore unbiased in the tie-situation, by rounding up or down, depending on the sign of the digit rounded away.
Example: Rounding the value of x in the previous example by truncating off the two least significant digits we obtain where it is noted that the bit of value 1 in the upper rightmost corner (in boldface) acts as a round bit, carrying information about the part rounded away by truncation (which here happened to be a tie situation).
The example shows that there is very compact encoding of RN-represented numbers derived directly from the 2's complement representation, noting in the example that the upper row need not be part of the encoding, except for the round-bit. We will denote it the canonical encoding, and note that it is a kind of "carry-save" in the sense that it contains a bit not yet added in.
Definition 3 (Binary canonical RN-encoding) Let a number x be given in 2's complement representation as the bit string
b m · · · b ℓ+1 b ℓ , such that x = −b m 2 m + m−1 i=ℓ b i 2 i .
Then the binary canonical encoding of the RN-representation of x is defined as the pair
where the round-bit is r = 0 and after truncation at position k, for m ≥ k > ℓ
The signed-digit interpretation is available with digits δ i from the canonical encoding by pairing bits using the encoding (2), (
The fundamental idea of the canonical radix-2 RN-encoding is that it is a binary encoding of a value represented in the signed digit set {−1, 0, 1}, where the non-zero digits alternate in sign. Using this encoding of such numbers employing 2's complement representation in the form (a, r a ) it is seen that it then represents the value
where u is the weight of the least significant position of a. Note that there is then no difference between (a, 1) and (a + u, 0), both being RN-representations of the same value:
where we use the notation V(x, r x ) to denote the value of an RN-represented number.
If (x, r x ) is the binary canonical encoding of X = V(x, r x ) = x + r x u then it follows that
which can also be seen directly from the encoding of the negated signed digit representation.
Observation 4 If (x, r x ) is the canonical RN-encoding of a value X, then (x,r x ) is the canonical RN-encoding of −X, wherex is the 1's complement of x. Hence negation of a canonically encoded value is a constant time operation.
It is important to note that although from a "value perspective" the representation is redundant (V(a, 1) = V(a + u, 0)), it is not so when considering the signed-digit representation. In this interpretation the sign of the least significant digit carries information about the sign of the part which possibly has been rounded away.
Lemma 5 Provided that a RN-represented number with canonical encoding (a, r a ) is non-zero, then r a = 1 implies that the least significant non-zero digit in its signed-digit representation is 1 (the number was possibly rounded up), and r a = 0 implies it is −1 (the number was possibly rounded down).
Proof: The result is easily seen when listing the trailing bits of the 2's complement representation of 2a + r a (with r a in boldface) above those of a together with the signed-digit representation:
The Range of p-bit Canonically Encoded Numbers
With p + 1 bits in the tuple (a, r a ), where a is a p-bit 2's complement representation paired with the round-bit r a , it is just a non-redundant encoding of a value represented by p digits over the digit set {−1, 0, 1}. Assuming that the radix point is at the rightmost end, i.e., the numbers represent integer values, then the maximal value representable in p digits in {−1, 0, 1} is 10 · · · 0 ∼ 2 p−1 and the minimal value is10 · · · 0 ∼ −2 p−1 , hence the range is sign-symmetric. The corresponding canonical encodings employing 2's complement are (011 · · · 1, 1) ∼ (2 p−1 − 1, 1) and (100 · · · 0, 0) ∼ (−2 p−1 , 0) respectively.
An Alternative Interpretation
But we may also interpret the representation (a, r a ) as an interval I(a, r a ) of length u/2:
when interpreting it as an interval according to what may have been thrown away when rounding by truncation. For a detailed discussion of this interpretation see [KMP11] .
Hence even though (a, 1) and (a + u, 0) represent the same value a + u, as intervals they are essentially disjoint, except for sharing a single point. In general we may express the interval interpretation as pictured in Fig. 1 ✲ We do not intend to define an interval arithmetic, but only require that the interval representation of the result of an arithmetic operation ⊙ satisfies
Arithmetic Operations on RN-Represented Values
We will here briefly summarize from [KMP11] the realization of addition and multiplication on fixed-point representations for fixed value of u, but expand on the implementation of multiplication and division. We want to operate directly on the components of the encoding (a, r a ), not on the signed-digit representation.
Addition of RN-Represented Values
Employing the value interpretation of encoded operands (a, r a ) and (b, r b ) we have for addition:
The resulting value has two possible representations, depending on the choice of the rounding bit of the result. To determine what the rounding bit of the result should be, we consider interval interpretations (3) of the two possible representations of the result.
To define the addition operator ⊕ on canonical encodings, we want I((a, r a ) ⊕ (b, r b )) ⊆ I(a, r a ) + I(b, r b ), and (a, r a ) ⊕ (0, 0) = (a, r a ), hence in order to keep addition symmetric, we define addition of RN encoded numbers as follows.
Definition 6 (Addition)
If u is the unit in the last place of the operands, let:
where r a ∧ r b may be used as carry-in to the 2's complement addition.
Recalling that −(x, r x ) = (x,r x ), we observe that using Definition 6 for subtraction yields (x, r x ) ⊖ (x, r x ) = (−u, 1), with V(−u, 1) = 0. It is possible alternatively to define addition on RN-encoded numbers as (a, r a )
. Using this definition, (x, r x ) ⊖ 2 (x, r x ) = (0, 0), but then the neutral element for addition is (−u, 1), i.e., (x, r x ) ⊕ 2 (−u, 1) = (x, r x ).
Multiplying RN-Represented Values
By definition we have for the value of the product
noting that the unit of the result is u 2 , assuming that u ≤ 1. Using the interval interpretation it turns out (for details see [KMP11] ) that we do not get proper interval inclusions for all sign combinations. However, since negation of canonical (2's complement) RN-encoded values can be obtained by constant-time bit inversion, multiplication of such operands can be realized by multiplication of the absolute values of the operands, the result being supplied with the correct sign by a conditional inversion. Thus employing bit-wise inversions, multiplication in canonical RNencoding may be handled like sign-magnitude multiplication, hence assuming that both operands are non-negative: The product can be returned as (p, r p ) with p = ab + u(ar b + br a ) = a(b + r b u) + br a u, where the terms of br a u may be consolidated into the array of partial products. 4 a 3 a 2 a 1 a 0 , r a ) and (b, r b 
Example: For a 5-bit integer example let (a, r a ) = (a
, we note that a 4 = b 4 = 0 since a ≥ 0 and b ≥ 0. It is then possible to consolidate the terms of br a u (shown framed) into the array of partial products: Thus multiplication of RN-represented values can be implemented on their canonical encodings at about the same cost as ordinary 2's complement multiplication. Note that when recoding the multiplier into a higher radix like 4 and 8, similar kinds of consolidation may be applied.
Dividing RN-Represented Values
As for multiplication we assume that negative operands have been sign-inverted, and that the signs are treated separately. Employing our interval interpretation (3), to satisfy our interval inclusion condition (4) we must require the result of dividing (x, r x ) by (y, r y ) to be in the interval: where it is easily seen that the rational value
belongs to that interval. Note that the dividend and divisor to obtain the quotient q are then constructed simply by appending the round bits to the 2's complement parts, i.e., simply using the "extended" bit-strings as operands. To determine the accuracy needed in an approximate quotient q ′ = q + ε consider the requirement
Generally division algorithms require that the operands are scaled, hence assume that the operands satisfy 1 ≤ x < 2 and 1 ≤ y < 2, implying , since x ≥ 1 and y + u ≤ 2. Hence |ε| < u 4 assures that (5) is satisfied, and any standard division algorithm may be used to develop a binary approximation to q with p + 2 fractional bits, x = q ′ y + r with |r| < y2 −p−2 . Note that since q may be less than 1, a left shift may be required to deliver a p + 1 signed-digit result, the same number of digits as in the operands. Hence a bit of weight 2 −p−1 will be available as a (preliminary) round bit.
The sign of the remainder determines the sign of the tail beyond the bits determined. Recall from Lemma 5 that when the round bit is 1, the error is assumed non-positive, and non-negative when the round bit is 0. If this is not the case then the resulting round bit must be inverted, hence rounding is also here a constant time operation.
Similarly, function evaluations like squaring, square root and even the evaluation of "well behaved" transcendental functions may be defined and implemented, just considering canonical RN-represented operands as 2's complement values with a "carry-in" not yet absorbed, possibly using interval interpretation to define the resulting round bit.
3 We could also have chosen to evaluate the quotient x+rxu y+ryu . However dividing (x, r x ) by the neutral element (1, 0) would then yield the result (x + r x u, 0), whereas with the chosen quotient the result becomes (x, r x ). The relative difference between these two expressions evaluated to some precision p is at most ulp(p)/2.
A Floating Point Representation
For an implementation of a binary floating point arithmetic unit (FPU) it is necessary to define an encoding of an operand (2 e m, r m ), based on the canonical encoding of the significand part (say m encoded in p + 1 bits, 2's complement), supplied with the round bit r m and the exponent e in some biased binary encoding. It is then natural to pack the components into a computer word (32, 64 or 128 bits), employing the same principles as used in the IEEE-754 standard [IEE08] (slightly modified from what was sketched in [KMP11] ). For normal values it is also here possible to use a "hidden bit", noting that the 2's complement encoding of the normalized significand will have complementary first and second bits. Thus representing the leading bit as a (separate) sign bit, the next bit (of weight 2 0 ) need not be represented and can be used as "hidden-bit". Hence let f m be the fractional part of the significand m, assumed to be normalized such that 1 ≤ |m| < 2, and let s m be the sign-bit of m. The "hidden bit" is then the complements m of the sign-bit. The components can then be allocated in the fields of a word as:
with the round bit in immediate continuation of the significand part. The exponent e can be represented in biased form as in the IEEE-754 standard. The number of bits allocated to the individual fields may be chosen as in the different IEEE-754 formats, of course with the combined f m , r m together occupying the fraction field of those formats. The value of a floating point number encoded this way can then be expressed as:
Subnormal and exceptional values may be encoded as in the IEEE-754 standard, noting that negative subnormals have leading ones. Observe that the representation is sign-symmetric and that negation is obtained by inverting the bits of the significand.
We shall now discuss how the fundamental operations may be implemented on such floating point RN-representations, not going into details on overflow, underflow and exceptional values, as these situations can be treated exactly as known for the standard binary IEEE-754 representation. Note again that we want directly to operate on the 2's complement encoding using s m , f m , r m , not on the signed-digit representation. Right-shifts are trivial, but for alignment of operands or left normalizing results, we must investigate how in general we can perform left shifts using the 2's complement encoding.
Thinking of the value as represented in binary signed-digit, zeroes have to be shifted in when left shifting. In our encoding, say for a positive result (d, r d ) we may have a 2's complement bit pattern:
to be left-shifted. Here the least significant signed digit is encoded as
. Zero-valued digits to be shifted in may then be encoded as
, as confirmed from applying the addition rule for obtaining 2 × (x, r x ) by (x, r x ) ⊕ (x, r x ) = (2x + r x u, r x ).
It then follows that shifting in bits of value r d will precisely achieve the effect of shifting in zeroes in the signed-digit interpretation:
Multiplication and Division
Since the exponents are handled separately, forming the product or quotient of the significands is precisely as described previously for fixed point representations: sign-inverting negative operands by bitwise inversion, forming the product or quotient, possibly normalizing and rounding it, and supplying it with the proper sign by negating the result if the operands were of different signs.
Addition
Before addition or subtraction there is in general a need of alignment of the two operand significands, according to the difference of their exponents (too large a difference is treated as a special case, see below). The operand having the larger exponent must be left-shifted, with appropriate digit values appended at the least significant end, to overlap with the significand of the smaller operand. In effective subtractions, after cancellation of leading digits it may be necessary to leftnormalize. Addition is traditionally now handled in an FPU as two cases [Far81] , where the "near case" is dealing with effective subtraction of operands whose exponents differ by no more than one, where alignment is a constant time operation.
Subtraction, the "near case"
Here a significant cancellation of leading digits may occur, and thus a variable amount of normalization shifts on the result are required, handled by shifting in copies of the round-bit. Figure 2 shows a possible pipelined implementation of this case, where lzd(d) is a log-time algorithm for "leading zeroes determination" of the difference (see e.g., [Kor09] ) to determine the necessary normalization shift amount. This determination is based on a redundant representation of the difference (obtained in constant time by pairing the aligned operands), taking place in parallel with the 2's complement subtraction (conversion from redundant to non-redundant representation). Normalization can then take place on the non-redundant difference without need for sign inversion. For simplicity in the figure we assume that m a , m b and m r are the 2's complement operands, respectively the result, together with their appended round-bits.
Addition, the "far case"
The remaining cases dealt with are the situations where the result of adding or subtracting the aligned significands at most requires normalization by a single right or left shift. Since negation is a constant time operation we may assume that an effective 2's complement addition is to be performed of the left-aligned larger operand (appended with copies of the round-bit) and the signexended smaller operand. Rounding can then be performed as usual by truncation, noting that here there are only two log-time operations, the variable amount of alignment shifts and the addition. Compared with the IEEE-754 standard number representation the "expensive" determination of a sticky bit and rounding incrementation is avoided. Figure 3 shows a possible two-stage pipeline implementation. In the case where the exponent difference exceeds the number of operand bits, it is not necessary to form the exact sum. The result can be constructed from the 2's complement significand of the larger operand, supplied with a round-bit obtained by a very simple rule providing a result obeying the interval inclusion condition (4). Assuming that the smaller operand is to be added, simply force the round-bit of the result to become equal to the complemented sign-bit of the smaller operand (and of course in case of subtraction the sign-bit).
To see this, consider the interval interpretation (3) of the significand of the larger operand I (a, r a ) together with a bounding interval for the smaller operand 0 ; . In summary we have: A = (s a , e a , f a , r a ) and B = (s b , e b , f b , r 
Lemma 8 Given RN-represented floating point operands

Discussion of the Floating Point RN-representation
As seen above it is straightforward to define binary floating point representations, when the significand is encoded in the canonical 2's complement encoding with the round-bit appended. An FPU implementation of the basic arithmetic operations is feasible in about the same complexity as one based on the sign-magnitude representation of the IEEE-754 standard for binary floating point. But since the round-to-nearest functionality is achieved at less hardware complexity, the arithmetic operations will generally be faster, by avoiding the usual log-time "sticky-bit" determination and rounding incrementation. Negation is obtained in constant time by bit-wise inversion, noting that the domain of representable values is sign symmetric. Although one less bit is used for the significand, the round-bit provides additional information such that the discretization error is the same as in the IEEE-754 representation of the compatible format. Notice that if the result is not exact, then the round-bit provides information about which direction the rounding took. In effect the round-bit provides the same information on the accuracy of the result as the additional bit available in the binary IEEE-754 encoding of the significand. Just as in an x86 FPU it is possible to signal exactness of a result.
The directed roundings can also be realized at minimal cost; however, requiring the calculation of a "sticky bit", as also needed for the directed roundings of the IEEE-754 representation, but no rounding incrementation is needed here: Proof: Consider the case of RU when r a = 0. By Lemma 5 the least significant non-zero signeddigit of the truncated (a, r a ) is −1, and if t = 0 the value was effectively rounded down, thus r a should be changed to r a = 1, whereas it should not be changed when r a = 1. The other cases follow similarly.
Conclusions and Discussion
Concentrating on binary RN-represented operands over the signed digit set {−1, 0, 1}, allowing trivial (constant time) rounding by truncation, we have previously proposed a simple encoding based on the ordinary 2's complement representation, with negation also being a constant time operation, which often simplifies the implementation of arithmetic algorithms. Operands in the canonical encoding can be used directly at hardly any penalty in the implementation of the basic arithmetic operations, e.g., addition, subtraction, multiplication and division, allowing constant time rounding. Thus despite the RN-representation encodes a very special signed-digit representation, it allows the operations to be performed in a slightly modified 2's complement arithmetic.
The fixed point encoding immediately allows for the definition of corresponding floating point representations, which in a comparable hardware FPU implementation will be simpler and faster than an equivalent IEEE-754 standard conforming implementation.
The particular feature that rounding-to-nearest is obtained by truncation, implies that repeated roundings ending in some lower precision yields the same result, as if a single rounding to that precision was performed. In [Lee89] it was proposed to attach some state information (2 bits) to a rounded result, allowing subsequent roundings to be performed in such a way that these problems are avoided. It was shown that this property holds for any specific IEEE-754 rounding mode, including in particular for the round-to-nearest-even mode. But the IEEE-754 roundings may still require log-time incrementations, which are avoided with the proposed RN-representation.
Thus in applications where conformance to the IEEE-754 standard is not required, employing the proposed floating-point RN-representation, it is possible to avoid the penalty of log-time roundings. Signal processing may be an application area where specialized hardware (ASIC or FPGA) is often used anyway, where the RN-representation can provide faster arithmetic with un-biased round-to-nearest operations at reduced area and delay.
